I've finished up the draft schematics for the shift/jump unit. I've split the schematics into several sheet, using common nets to link them together. I'll be laying out the PCB for this unit soon (as soon as I finish up drilling and assembly the instruction buffer PCB).
This is (most of) the control logic for the module. Notice that there isn't much complicated logic here -- the first 9 bits of the instruction are reserved for control signals:
- bits 23 and 22: module select
- bits 21, 20, 19, 18, 17: instruction (control signals)
- bits 16 and 15: register bus A select
- bits 14 and 13: register bus B select
- bits 12-0: 13 bits of in-instruction data
The output of the modules in this sheet are expanded control signals that determine which of the following tristate buffers are enabled (thus enabling the desired function):



No comments:
Post a Comment
Note: Only a member of this blog may post a comment.